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Introduction. In the classic view, program-defined radio system (Software Defined Radio, SDR) is a central
processor, equipped with receiving and transmitting units. In order to speed up computational operations
in SDR systems it is proposed to use the system of residual classes as a mathematical basis. The results
of research conducted by various groups of scientists in order to find ways to improve the performance of
computing tools, methods of organizing an effective system for detecting and correcting errors, as well as
building reliable computer systems, make it possible to assert that, within the limits of positional number
systems, no fundamental changes can be expected in these areas without a significant increase in operating
frequencies and hardware complications. The advantage of this method is that a software radio system can
consist of several FPGAs and serve several independent radio channels, and reprogramming the properties
allows you to change the number and components of message processors depending on current operating
conditions.
Research method. The equations in this section show the parallel nature of the RNS, free from bit
transfers. These operations are called modular, because for it takes only one clock cycle to process the
numerical values. To convert numbers from the binary position number system to RNS we use an algorithm
based on the application of a distributed arithmetic. However, operations such as division, comparison of two
numbers, and the detection of a sign are laborious and expensive in RNS Several decisions were proposed for
these problem operations. They consist in the absence of the process of converting a residue into a binary
system (reverse transformation) by using digital-to-analog converters in RNS. On the other hand, choosing
the right set of modules is another important issue for building an effective RNS with a sufficient dynamic
range.
Results and analysis. Summing up some results, it can be noted that the system of residual classes allows
to significantly improve the parameters of a computer in SDR especially in functional block a Direct Digital
Synthesizers (DDS) in comparison with a computer built on the same physical and technological basis, but
in a positional system calculation, and also to receive new more progressive constructive and structural
solutions. The experimental results shows that the presented techniques offer interesting advantages for FIR
filters characterized by high dynamic range and high number of taps especially when full custom multipliers
are not available in the target FPGA architecture or when they must to be used for different purposes.
Conclusion. Thus, the proposed system introduces clear advantages over existing systems and shows
performance advantages and can be used to build modern communication systems. The proposed architecture
reduces the size of the pipeline adders and multipliers which is a very important factor in the design SDR
for fast work.
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Introduction
Study object. In the classic view, program-defined
radio system (Software Defined Radio, SDR) [1] is a
central processor, equipped with receiving and transmi-
tting units. The transmitting unit has a communi-
cation processor, whose main task is wrapping bi-
ts of transmitted data in modulation symbols and
their generation modulating signal of a specific system
communication that enters the digital-to-analog the
converter and further to the radio interface. The recei-
ving unit contains analog-digital converter, communi-
cation processor, signal demodulation and conversion
demodulated system symbols communication in data
bits. The role of the central CPU is processing custom
data exchange protocols.
Review of sources. Software-defined radio
systems can be implemented both on computati-
onal means of general purpose and on modern
programmable logic integral schemes (FPGA) that
allows you to create radio systems on the chip. At the
same time for FPGA limits are made radio interfaces,
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and also ADC and DAC. The use of FPGA does not
lead reduced system flexibility because FPGA can be
at any time completely or partially reprogrammed.
When using modern FPGAs [2] it becomes possi-
ble to create systems on based on the principle of
SDR on a single chip (Fig. 1). FPGA, unlike di-
screte digital signal processors allow you to create
many different programmable blocks processing on
a single chip, which ultimately leads to an increase
in quantity simultaneously serviced radio channels.
Software-defined radio system can consist of several
FPGAs and serve several independent radio channels.
A large number of communication processors provi-
des simultaneous processing multiple data streams. On
their own communication processors can be several
types, each optimized to work with a specific type
of signal. Also, individual processor types may be
allocated for signal analysis, collecting statistics or
packet filtering. Opportunities reprogramming (full or
partial) allow you to change the number and composi-
tion communication processors depending from current
working conditions. Using high-speed modern sequenti-
al transceivers as well as large the number of parallel
channels allows extend the interconnect structure
for single crystal limits and low cost merge several
FPGAs into the system. The main task to be solved
when developing such systems is efficient and flexible
interconnects structure [1]. Basic system requirements
interconnects are:
1. Ability to control the transmission rate for each
connection.
2. Presence of high-speed matrix switch.
3. Presence of simple bridges for fast combining
multiple chips into the system data processing.
4. Automatic detection of connection / di-
sconnection devices that is necessary for ensure
redevelopment used resources. Most suitable
for implementation interconnect structures sati-
sfying these requirements are nets on chip
(Network-on-Chip). In order to simplify routing
data streams the most convenient is packet data.
Digital receivers have revolutionized communi-
cation systems offering remarkable benefits when
compared to their analog counterparts. During the
last decade, Direct Digital Synthesizer (DDS) techni-
ques have become increasingly popular methods in
digital receiver designs and many ASIC vendors are
providing semiconductor solutions for digital communi-
cation systems. These systems yield significant benefits
in performance, density and cost as well as provide
high frequency resolution, fast and phase-continuous
frequency switching, exceptional linearity and excellent
temperature and aging stability. With the advent of
the new Field-Programmable Logic (FPGA) device
families, such as the Altera APEX 20K or the Xilinx
Virtex, and their increasing speed and density, many
new benefits are becoming available to radio frequenci-
es for the design of digital communication systems
using these devices [2]. Digital receiver chips perform
down conversion, lowpass filtering and decimation of
the sampled RF signal. The resulting bandwidth and
sample rate reduction makes it possible to perform
real-time processing of narrow and wide band radio
signals. Traditional numbering systems are commonly
used to build DSP systems with commercially available
FPGA technology. While FPGA vendors champion
their technology as a provider of system-on-a-chip
(SOC) DSP solutions, engineers have historically vi-
ewed FPGA as a prototyping technology [3]. In order
for FPGA to begin to compete in areas currently
controlled by low-end standard-cell ICs, a means must
be found to more efficiently implement DSP objects.
An arithmetic system capable of surmounting these
barriers is the residue number system, or RNS [4].
Taking into account the requirements for buildi-
ng high-performance SDR, including those applicable
in digital frequency and signal synthesis systems, the
main method for solving the problem of increasing
the speed of digital data being processed is confirmed,
namely, a method that allows building the structure of
a computing device of such a system with the maximum
parallelization of performing arithmetic operations.
This method in turn solves a number of tasks that are
put before the computing device:
- introduction of efficient algorithmic and
hardware structures of parallel type;
- application of advanced error control;
- use of variants of computer arithmetic, which
are best suited for high-speed implementations
of computational processes that require large
amounts of computation [4].
The use of the usual binary number system in
the course of performing arithmetic operations over
a large amount of data entails a number of diffi-
culties caused by the presence of inter-bit relationshi-
ps. This disadvantage, imposes limitations on the
ways of implementing arithmetic operations, thereby
complicating the hardware and limiting the system’s
performance. Therefore, it is expedient to use such
arithmetic, in which the bitwise relations in the
calculations were absent or were minimized. The ari-
thmetic possessing the specified properties is the non-
positioning system of numbering - the system of resi-
dual classes (RNS). Thus, the search for ways to
solve the problem of increasing productivity led to
the idea of independent parallel processing of data
and, consequently, the replacement of the usual binary
system with the system of residual classes.
In this system, the numbers are represented by their
remainders from dividing by the chosen base system,
and all rational operations can be performed parallel to
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Fig. 1. Structural scheme of SDR
the digits of each digit separately. However, a system of
residual classes that is so convenient in one respect is
inherent in a number of shortcomings in other respects:
the limited effect of this system on the field of positi-
ve integers, the difficulty in determining the ratio of
numbers in terms of value, determining the outcome
of an operation from a range, etc. In turn, these
shortcomings require effective ways to overcome them.
FPGA devices are organized in channels. Within these
channels are found short delay propagation paths and
dedicated memory blocks with programmable address
and data spaces, which are commonly used to synthesi-
ze small RAM and ROM functions. Performance rapi-
dly suffers when carry bits and/or data have to
propagate across channel boundaries. This work will
build upon previous works [3–6] and previous RNS-
DDS design experience [7].
To eliminate a large area on a chip, and accordingly
a large power consumption of the classic SDR, it is
proposed to use functional blocks in the SDR structure
based on the residual class system, such as filters, digi-
tal frequency synthesizer blocks and digital-to-analog
converters. In this work, it is necessary to develop
mathematical models of SDR with filters in the system
of residual classes, to investigate the dependence of the
area of functional blocks on the crystal on the order
of the filter. It is necessary to develop a method for
converting samples from the residual class system into
arbitrary analog signals and assess the effectiveness of
using chip area by such DDS.
1 Research method
In the RNS the numbers are represented in the
basis of mutually prime numbers, called modules 𝛽 =
{𝑝1, . . . 𝑝𝑘}, 𝐺𝐶𝐷(𝑝𝑖, 𝑝𝑗) = 1 where 𝑖 ̸= 𝑗.The product
of all modules RNS 𝑃 =
∑︀𝑘
𝑖=1 𝑝𝑖 is called the dynamic
range of the system. Any integer number 0 ≤ 𝑋 ≤ 𝑃
can be uniquely represented in the RNS in the form
of the vector {𝑥1, 𝑥2, . . . , 𝑥𝑘}, there 𝑥𝑖 = |𝑋|𝑝𝑖 =
𝑋 mod 𝑝𝑖 [8].
Dynamic range of RNS is usually divided into two
approximately equal parts, so that approximately half
of the range represented positive numbers, and the rest
of the range — negative. Thus any integer satisfying one
of the following two relations:
−𝑃 − 1
2
≤𝑋 ≤ 𝑃 − 1
2
, for odd P,
−𝑃
2
≤𝑋 ≤ 𝑃
2
, for even P,
(1)
can be represented in the RNS.
The operations of addition, subtraction, and multi-
plication in a RNS are defined formulas:
𝐴±𝐵 = (𝛼1, 𝛼2, . . . 𝛼𝑛)± (𝛽1, 𝛽2, . . . 𝛽𝑛) =
= ((𝛼1 ± 𝛽1) mod 𝑝1, (𝛼2 ± 𝛽2) mod 𝑝2, . . .
. . . , (𝛼𝑛 ± 𝛽𝑛) mod 𝑝𝑛);
(2)
𝐴×𝐵 = (𝛼1, 𝛼2, . . . 𝛼𝑛)× (𝛽1, 𝛽2, . . . 𝛽𝑛) =
= ((𝛼1 × 𝛽1) mod 𝑝1, (𝛼2 × 𝛽2) mod 𝑝2, . . .
. . . , (𝛼𝑛 × 𝛽𝑛) mod 𝑝𝑛).
(3)
Equations (2) – (3) show the parallel nature of
the RNS, free from bit transfers. These operations are
called modular, because for their it takes only one
clock cycle to process the numerical values. To convert
numbers from the binary position number system to
RNS we use an algorithm based on the application of
a distributed arithmetic. K-bit number X is divided
into separate formats, for each of which is assigned a
pre-known number of B-binary discharges. Then the n-
bit binary number can be expressed as a combination
𝑛
𝐵 - positional formats with the dimension B bits. This
position of each format is assigned a specific weight 2𝑗 ,
where 𝑗 = 0, 𝐵, 2𝐵, . . . ,𝑀𝐵.
𝑋 =
𝑀∑︁
𝑗=0
(︁𝐵−1∑︁
𝑖=0
𝑥𝑖2
𝑖
)︁
2𝑗 ,
where B — number of digits of the selected format;
M — the degree of the format; 𝑥𝑖 — a factor of 0 or
1; 𝑗 = 0, 𝐵, 2𝐵, . . . ,𝑀𝐵 is the position of the format;
𝑖- the position of the digit in the format. Convert a
number from binary position code into the modular
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code is carried out using a modular summation of the
remainders modulo 𝑚𝑖
𝑋 =
⃒⃒⃒⃒
⃒⃒ 𝑀∑︁
𝑗=0
(︃ ⃒⃒⃒⃒
⃒
𝐵−1∑︁
𝑖=0
𝑥𝑖2
𝑖
⃒⃒⃒⃒
⃒
𝑚𝑖
)︃
2𝑗
⃒⃒⃒⃒
⃒⃒
𝑚𝑖
.
Restoring the number X by the remainders
{𝑥1, 𝑥2, . . . ., 𝑥𝑘} is based on the Chinese residue
theorem
𝑋 =
⃒⃒⃒⃒
⃒
𝑘∑︁
𝑖=0
⃒⃒
𝑃−1𝑖
⃒⃒
𝑝𝑖
𝑃𝑖
⃒⃒⃒⃒
⃒
𝑝
, (4)
where 𝑃𝑖 =
𝑃
𝑝𝑖
. Element
⃒⃒
𝑃−1𝑖
⃒⃒
𝑝𝑖
means a multiplicative
inverse for 𝑃𝑖 , by module 𝑝𝑖 [2].
The advantages of representing numbers in RNS
can be represented as follows:
1. Since there is no propagation of transfer between
arithmetic blocks in the RNS, and numbers of large
dimension are represented as small residues, this leads
to acceleration in the processing of data.
2. When presenting data using RNS, large numbers
are coded into a set of small residues, and accordingly
the complexity of arithmetic devices in each channel of
the module decreases, which facilitates and simplifies
the operation of the computer system.
3. RNS is a non-positioning system without the lack
of dependence between its arithmetic blocks; therefore,
an error in one channel does not extend to others,
which in turn facilitates the process of detecting and
correcting errors.
Thus, the use of RNS makes it possible to simplify
and reduce the architecture of electronic computing
devices, thereby increasing not only the speed, but also
the energy efficiency of products.
However, operations such as division, comparison
of two numbers, and the detection of a sign are labori-
ous and expensive in RNS. Many solutions have been
proposed for these problematic operations. Most of
them consist in converting the remainder into a bi-
nary system (the inverse transformation). On the other
hand, choosing the right set of modules is another
important issue for building an effective RNS with a
sufficient dynamic range.
2 Results and analysis
Results. Summing up some results, it can be noted
that the system of residual classes allows to signi-
ficantly improve the parameters of a computer in a
Direct Digital Synthesizers (DDS) in comparison with
a computer built on the same physical and technologi-
cal basis, but in a positional system calculation, and
also to receive new more progressive constructive and
structural solutions.
The essence of digital frequency synthesis is the
conversion of the digital code of the number A into
an analog harmonic signal with a frequency
𝑓𝑜𝑢𝑡 =
𝐹𝐶𝐿𝐾 ·𝐴
𝑀
, 0 ≤ 𝐴 ≤𝑀, (5)
where 𝐹𝐶𝐿𝐾- frequency of the clock generator; M is
a fixed positive integer, based on the application of the
periodicity property of a harmonic function analogous
to the property of arithmetic operations modulo the
ring of integers.
In the proposed device, the formation of a harmonic
oscillation 𝑋(𝑡) = 𝑈 cos(2𝜋𝑓𝑜𝑢𝑡𝑡) is carried out by
obtaining its samples at times 𝑡 = ∆𝑡 ·𝑘 with the clock
frequency 𝐹𝐶𝐿𝐾 = 1/∆𝑡.
Taking into account (5), the discrete samples of a
harmonic oscillation with amplitude U are described
by the expression:
𝑋(∆𝑡 · 𝑘) = 𝑈 · cos(2𝜋𝑓𝑜𝑢𝑡 ·∆𝑡 · 𝑘) =
= 𝑈 · cos
(︂
2𝜋𝐹𝑇 · 𝐴
𝑀
·∆𝑡 · 𝑘
)︂
=
= 𝑈 · cos
(︂
2𝜋𝐴𝑘
𝑀
)︂
, (6)
where 𝑘 = 0,∞. Since the cosine is a periodic function
then (︂
2𝜋𝑘
𝑀
)︂
mod 2𝜋 =
2𝜋
𝑀
(𝑘) mod 𝑀.
Several papers have proposed synthesizer solutions in
the system of residual classes [3, 6, 7].
Such modern DDS synthesizers can be used as
basic modules of the RNS-SDR system. Analysis of the
internal structure of the proposed synthesizers shows
that synthesizers can be selected with minimization of
the area or an increase in the rate of formation of the
synthesized signal [7]. If for traditional DDS we have
an exponential dependence of the occupied area on the
capacity of the phase accumulator, then for RNS-DDS
we have a linear dependence of the area on the capacity
of the synthesizer. It is shown that when the phase
word is larger than 12 bits, the area of a traditional
synthesizer begins to exceed the area of the RNS-DDS
synthesizer by 40% or more. If we use the optimization
of the synthesizer from the point of view of reducing
the magnitude of the delay of the synthesized signal,
the gain will be more than 50% or more.
As a rule, the DDS synthesizer or its NCO core
is present in the SDR system. These blocks take up
most of the synthesizer and reducing their area or
increasing performance is a significant improvement to
SDR systems.
In addition to DDS, digital filters perform
important tasks in SDR systems. Consider methods for
optimizing digital filters using a residual class system.
The direct digital synthesizer is implemented using
look up tables. These tables are addressed using the
results from a phase accumulator and has a quarter
wave symmetry to reduce the number of LUTs needed.
The harmonica signals are then multiplied with the
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input signal of the receiver. The decimation filter is
a programmable RNS filter the products in the fi-
lters are calculated using a series of modulo adders,
while the sums calculated using a regular adder tree
followed by a modulo stage, see Fig. 2. The receiver
was implemented for a RNS codes with a number of
dynamic ranges, ranging from 34- to 37-bit, and filters
of varying lengths, form 8 to 64 taps. The result of
the implementation shows that it is possible to increase
the throughput and reduce the complexity of a receiver
with certain dynamic ranges and filter lengths.
In [9] compare error free FIR filters with a
word length of 20 bits implemented in both RNS
and conventional 2’s complement. They come to the
conclusion that for transpose filters, if the number of
taps is greater than 8 the filter implemented using RNS
will be faster and, if the number of taps is greater than
40, it will use less area and energy. For direct FIR filters
the RNS implementation is slightly faster and the area
is smaller for filters having more than 16 taps. These
results are valid for both filters with programmable
coefficients and with constant coefficients. Also suggest
that the supply voltage for calculation of residues, not
in the critical path can be reduced as a way to further
reduce the power consumption of RNS filters. The
results show that the RNS filter has a large overhead
due to the conversion to and from RNS number, but
the lower area and power increase at a slower rate as
the number of taps.
The great advantage of the SDR, which is
completely implemented in the system of residual
classes, is the absence of the need for multiple conversi-
on blocks into the binary system. Such a unit is needed
only at the output of the system.
Fig. 2. RNS implementation of a FIR filter
SDR systems typically use quadrature signals to
process signals. The Residue Number System allows
to represent complex numbers in a more efficient
manner. One efficient way is using the Quadratic Resi-
due Number System. This system has particular large
advantage when it comes to complex multiplication.
Using only two multiplications, as opposed to 4 or
3 when using normal 2’s complement. As said previ-
ously the main advantage of using the QRNS is that
a complex multiplication can be done using only two
multipliers. Arithmetic in QRNS is done the following
way
(𝑋,𝑋*)± (𝑌, 𝑌 *) = (𝑋 ± 𝑌,𝑋* ± 𝑌 *),
(𝑋,𝑋*) · (𝑌, 𝑌 *) = (𝑋 · 𝑌,𝑋* · 𝑌 *). (7)
Which means that addition is as complex using
QRNS as using ordinary RNS. However, multiplication
is easier. For each residue, two constant multipliers,
one adder and one subtractor is needed. Thus for a
QRNS number with N residues, a total of 2N constant
multipliers, N adders and N subtractor are needed to
convert a number form RNS to QRNS. To conclude are
the benefits the QRNS the ease of doing multiplication.
While the disadvantages are the overhead of converti-
ng from ordinary RNS to QRNS and the reduced
flexibility regarding the choice of residues when using
QRNS.
For the operation of the SDR-RNS system, it is
necessary to convert binary signals into the RNS and
directly analog signals into samples in the RNS system,
as well as the values of the RNS system into analog
form.
To convert from RNS to analog form, you can apply
a DAC in the system of residual classes [10]. It is also
necessary to use an analog-to-digital converter with
direct conversion of the analog signal and samples in
the residual class system.
Let’s consider ways of construction of the digital
synthesizer of frequency with a phase accumulator in
RNS system and sine-weighted DAC type. Usually, the
residue-to-analog (R/A) conversion is performed in two
steps where conversion to binary is an intermediate
stage. This degrades the performance of the overall
RNS by adding an extra overhead and increasing the
latency. Therefore, a direct R/A converter is sought
to solve that problem and make the RNS efficient.
The problem of direct R/A conversion has not been
sufficiently investigated yet. In this research area, the
author in [10] tackled that problem and suggested a
direct R/A converter based on mixed-radix conversi-
on (MRC). The main drawback with the MRC based
converter is the sequential nature of the algorithm, whi-
ch makes it slow for large dynamic range of frequenci-
es. We propose a direct R/A converter architecture
based on the Chinese Remainder Theorem (CRT).
The proposed converter eliminates the need for an
intermediate binary stage and can perform even better
than the conventional R/B converter. The need for a
large modulo adder is eliminated. Instead, a summer
operational amplifier along with a folding circuit is
used to perform modulo addition in the analog domain.
The proposed converter facilitates the implementation
of the CRT when direct conversion to analog form
is required and it is very adequate for large dynamic
range applications.
In contrast to MRC, the CRT is not a sequential
algorithm. The intermediate values can be generated
in parallel using ROM look-up tables. A proposed
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Fig. 3. Block diagram of the RNS ROM-less DDS
architecture for direct conversion from RNS to analog
representation is shown Fig. 3.
The synthesizer consists of the following functi-
onal blocks: the binary code converter into the RNS
system, the phase accumulator in the RNS, the RNS
processor, the conversion units based on the CRT, the
DAC units and the summing operational amplifier. The
frequency control word (FCW) is fed to the binary
code converter in the residual class system. In the
phase accumulator, the phase values are accumulated
for each of the residues in the RNS system. In the
RNS processor, the necessary transformations of si-
gnals — phase transformation, amplitudes, modulation
of the synthesized oscillation — occur. After this, the
received signal in the form of its values in the RNS
enters separately into conversion units based on the
CRT system. The resulting values are converted into
an analog form in the DAC units [10].
In order to realize an R/A converter based on the
implementation of the CRT, we need to modulo add
the intermediate values (partial sums of the CRT)
generated by the ROMs. Assume each residue has 𝑘 bi-
ts, and then the partial sums are generated using three
(2𝑘 × 3𝑘)-bit ROMs. These values are converted into
analog form using 𝑘-bit DAC-s. Conventional addition
is carried out by a summer operational amplifier.
Analysis. The resource savings obtained by using
RNS are always greater than 30% when the dynamic
range of the input data is 12 bits, while in case of 8 bits
the advantage depends on the number of taps. For the
FIR1 there are no savings but a small increment in the
resources usage due to the overhead of the conversi-
on blocks but savings up to 20% are obtained for
FIR5 and FIR 3 experiments. The experimental results
shows that the presented techniques offer interesti-
ng advantages for FIR filters characterized by high
dynamic range and high number of taps especially
when full custom multipliers are not available in the
target FPGA architecture or when they must to be
used for different purposes.
Table 1 presents the gain for filters up to the 10th
order, which shows that a gain of about 30% is easily
attainable.
For large dimension phase words, the size of the
ROM becomes the problem of the design for speed
DDS. In addition, reducing the size of the ROMs
reduces of the area of the whole converter. In terms of
power consumption, the proposed converter is expected
to consume an amount of static power, at least, equal to
the power consumed in the converter proposed in [10]
as both contain one operational amplifier and three
DACs. The proposed converter may consume slightly
more static power to achieve the 3𝑘- bit resolution of
the DACs. On the other hand, the dynamic power of
ROMs is reduced as the size of the ROMs is reduced.
Табл. 1 Comparison of RNS and TCS filters
Filter Classic
(#LUTs)
RNS
(#LUTs)
Saving,
%
FIR1 788 804 -2
FIR2 1800 1460 18
FIR3 3632 2900 20
FIR4 6966 6356 8
FIR5 15203 12296 19
FIR6 1899 1252 34
FIR7 3338 2228 33
FIR8 6555 4308 34
FIR9 14043 9044 35
FIR10 29234 17545 40
Therefore, the proposed direct digital synthesizer
can be more efficient than a RNS DDS with conventi-
onal R/B converter and DAC and it eliminates the need
for a large modulo digital adder.
Conclusion
The paper discusses the principles of building SDR
systems in the system of residual classes. The main
functional blocks of such systems are proposed and
analyzed. Namely: a reference quadrature generator
based on a direct digital frequency synthesizer, filter
blocks in the system of residual classes, digital-analog
and analog-digital converters in the system of resi-
dual classes, quadrature converters, converters from
the system of residual classes to the binary system and
vice versa.
The key features of the proposed SDR-RNS
system are:
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– Ability to choose between the performance of the
system and its energy consumption (the crystal
area).
– The proposed architecture reduces the size of the
pipeline adders and multipliers which is a very
important factor in the design SDR for fast work.
The structure of a perspective SDR is analyzed.
The values of the potential reduce hardware costs and
methods for its improvement are analyzed. Thus, the
proposed system introduces clear advantages over exi-
sting systems and shows performance advantages and
can be used to build modern communication systems.
Future work: it is necessary to investigate the
dependences of the SDR chip area on the values of
the number system modules. It is also necessary to
compare the maximum operating frequencies of the
SDR receiver in the system of residual classes with the
SDR receiver in the classical number system. Such a
comparative study can be done on a fully functional
layout of the SDR system where both approaches are
simultaneously implemented in a single technological
basis.
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Использование системы остато-
чных классов в качестве матема-
тической основы для программно-
определенных радиосистем
Поликаровских А.И., Ковтун Л.О., КарповаЛ.В.,
Гула И.В., Мельничук В.М.
В статье рассмотрены принципы построения и фун-
кционирования систем, определенных программным
обеспечением (Software Defned Radio, SDR). С целью
ускорения вычислительных операций в системах SDR
предлагается применение системы остаточных клас-
сов в качестве математической основы построения си-
стем. Преимуществом приведенного метода является
то, что программная радиосистема может состоять из
нескольких ПЛИС и обслуживать несколько незави-
симых радиоканалов, а перепрограммирование свойств
позволяет изменять число и составляющие процессоры
сообщений в зависимости от текущих условий роботы.
Приведены проблемы формирования выходного сигна-
ла. Описаны особенности внедрения операций прямого
и обратного преобразований с позиционных на непози-
ционые системы исчисления. Рассмотрена структурная
модель SDR с прямыми цифровыми синтезаторами ча-
стоты, ЦАП, АЦП, цифровыми фильтрами в системе
остаточных классов. Рассмотрены методы преобразова-
ния системы остаточных класов в аналоговый сигнал.
Рассматриваются проблемы эффективного использова-
ния площади кристалла для SDR и уменьшения задер-
жек в формировании выходного сигнала. Полученные
результаты показывают широкие возможности примене-
ния программно определенной радиосистемы в системе
остаточных классов.
Ключевые слова: АЦП; ЦАП; прямые цифровые син-
тезаторы; система остаточных класов; програмно опре-
деляемые радиосистемы
Використання системи залишкових
класiв як математичної основи для
програмно-визначених радiосистем
Полiкаровських О. I., Ковтун Л.О., Карпова Л.В.,
Гула I. В., Мельничук В.М.
Вступ. У традицiйному виглядi, програмно-
визначена радiосистема (Software Defined Radio,
SDR) являє собою обчислювальне ядро, обладнане
приймально-передавальними блоками. З метою при-
скорення обчислювальних операцiй у системах SDR,
пропонується у якостi математичної основи застосува-
ння системи залишкових класiв. Результати попереднiх
дослiджень, що проводились рiзними групами вчених
з метою пошукiв шляхiв пiдвищення продуктивностi
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обчислювальних засобiв, методiв органiзацiї ефективної
системи виявлення та виправлення помилок, а також
побудови надiйних обчислювальних комплексiв, дають
можливiсть стверджувати, що в межах позицiйних
систем числення не можна очiкувати принципових
зрушень в даних напрямках без суттєвого збiльшен-
ня робочих частот i ускладнення апаратної частини.
Перевагою пропонованого методу є те, що програмна
радiосистема може складатися з декiлькох ПЛIС i
обслуговувати декiлька незалежних радiоканалiв, а
перепрограмування властивостей дозволяє змiнюва-
ти число i складовi процесу обробки повiдомлень в
залежностi вiд поточних умов роботи.
Метод дослiдження. В роздiлi проаналiзовано па-
ралельнiсть арифметичнi операцiї у системi залишкових
класiв. Цi операцiї називаються модульними, оскiльки
для обробки числових значень використовують невеликi
залишки дiлення на певний набiр модулiв, а для дода-
вання i множення потрiбно лише один тактовий цикл
роботи обчислювальної системи. Для перетворення чи-
сел iз двiйкової системи у RNS використовується алго-
ритм, заснований на застосуваннi китайської теореми
про залишки. Проте такi операцiї, як подiл, порiвняння
двох чисел i виявлення знака, є складними i ресурсо-
затратними в RNS. Для цих проблемних операцiй було
запропоновано кiлька рiшень. Вони полягають у вiдсу-
тностi процесу перетвореннi залишку в бiнарну систему
(зворотне перетворення) шляхом застосування цифро-
аналогових перетворювачiв у RNS. З iншого боку, вибiр
правильного набору модулiв є ще одним важливим пи-
танням для побудови ефективного RNS з достатнiм
динамiчним дiапазоном.
Результати та аналiз. Пiдводячи пiдсумки деяких
результатiв, можна зазначити, що система класiв зали-
шкiв дозволяє значно полiпшити параметри обчислюва-
ча у SDR, а особливо у функцiональному блоковi Direct
Digital Synthesizers (DDS) у порiвняннi з обчислювачем,
побудованим на тiй же фiзичнiй i технологiчнiй осно-
вi, але в позицiйнiй обчислювальнiй системi, а також
отримання нових бiльш прогресивних конструктивних
i структурних рiшень. Експериментальнi результати по-
казують, що представленi методи дають значнi переваги
для цифрових фiльтрiв у SDR, якi характеризуються
високим динамiчним дiапазоном i мають велику кiль-
кiстю ланок, особливо коли повнi перемножувачi не
доступнi у цiльовiй архiтектурi FPGA, або коли цi пере-
множувачi повиннi використовуватися для рiзних цiлей.
Висновки. Таким чином, запропонована система
вносить явнi переваги перед iснуючими системами i по-
казує переваги продуктивностi обчислювальних опера-
цiй i може бути використана для побудови сучасних си-
стем зв’язку. Запропонована архiтектура зменшує роз-
мiри конвеєру суматорiв i перемножувачiв, що є дуже
важливим фактором при розробцi високошвидкiсних
SDR.
Ключовi слова: АЦП; ЦАП; прямi цифровi синтеза-
тори; система залишкових класiв; програмно визначенi
радiосистеми
